Cadence Allegro SPB 16.60.031 Linux

mechen

Cadence Allegro SPB 16.60.031 Linux

Cadence Allegro SPB 16.60.031 Linux | 7.5 Gb

Cadence Design Systems, Inc., a world-renowned provider of EDA software, hasreleased an hotfix 31 for Allegro SPB 16.60 (Linux) design solution with newfeatures, enhanced customization capabilities, and 20 percent simulationperformance improvements that provide customers a shorter, more predictablepath to product creation.

The Cadence Allegro 16.6 release offers numerous new features and enhancementsthat make it easy to design PCBs, from the simplest to the most complex. Nowusers can collaborate across geographically dispersed teams through anefficient design collaboration environment that leverages Microsoft SharePoint2010. Additional highlights include FPGA “Planning Mode” (auto-interactivepin-reassignment) inside PCB Editor using Allegro FPGA System Plannerunder-the-hood, and auto-interactive route delay tuning to accelerate timingclosure on critical high-speed signals by 30-50%.

file:///E:/TEMP/msohtmlclip1/01/clip_image002.gifIncluded:

- Base_SPB16.60.000_lnx86
- SPB16.60.031_lnx86.Hotfix

DATE: 06-20-2014 HOTFIX VERSION: 031
================================================================================================
CCRID PRODUCT PRODUCTLEVEL2 TITLE
================================================================================================
726553 FSP CAPTURE_SCHEMATI Method to select bus bit?s order while generatingCapture design from FSP.
1257631 FSP DE-HDL_SCHEMATIC Schematic Generation selects incorrect symbolversion
1273456 ALLEGRO_EDITOR PLACEMENT Place module instance causes Allegro to crash
1277099 ALLEGRO_EDITOR INTERACTIV Clines and pins are disconnected even thoughthey are at the same x, y coordinate.
1280913 ALLEGRO_EDITOR EDIT_ETCH Add Connect should be able to be made by gostraight even though the cursor is not exist on straight line
1282491 ADW PURGE ADW PURGE is removing Page Name data in DEHDL
1283045 ALLEGRO_EDITOR DATABASE Ecset not getting downreved.
1283138 SIP_LAYOUT IC_IO_EDITING symed app mode chooses wrong text block sizesfor I/O driver inst names
1283227 PDN_ANALYSIS PCB_STATICIRDROP Enhancement request to add 32 bit filesfor IRdrop
1284656 CONCEPT_HDL CREFER Crefer fails on large design
1285814 CONCEPT_HDL CORE DEHDL crash on opening the Design
1285967 ALLEGRO_EDITOR EDIT_ETCH Slide via in circle pad

About Cadence Design Systems, Inc.

Cadence enables global electronic design innovation and plays an essential rolein the creation of today's integrated circuits and electronics. Customers useCadence software, hardware, IP, and services to design and verify advancedsemiconductors, consumer electronics, networking and telecommunicationsequipment, and computer systems. The company is headquartered in San Jose,Calif., with sales offices, design centers, and research facilities around theworld to serve the global electronics industry.

Name: Cadence Allegro SPB
Version: (32bit) 16.60.031
Home: www.cadence.com
Interface: english
OS: Linux
Size: 7.5 Gb

百度云链接.txt (86 Bytes, 下载次数: 26, 售价: 5 米粒)

2015-8-13 08:38 上传

点击文件名下载附件

jones-su

非常感謝你的分享..

jones-su

非常感謝你的分享..

zzzzpppp

谢谢分享 好资源 找了很久的